

# Challenges in Interconnect Channel with High-Bit Rates

Mohammad Kolbehdari

Sr. Staff Hardware Design Engineer, Intel Architecture Labs

Intel Corporation

Feb. 20-21, 2003

# Agenda

- ◆ **Introduction**
- ◆ **HFSS (High Frequency Structure Simulation)**
- ◆ **Why Full Wave Modeling and Simulation**
- ◆ **Challenges in Interconnect Channel**
- ◆ **Challenges in Package Modeling and Simulation**
- ◆ **Challenges in PCB Modeling and Simulation**
- ◆ **What are Discontinuities**
- ◆ **How does EMI Impact the Package and PCB**
- ◆ **Accuracy of HFSS (Interpolating Method)**
- ◆ **Frequency Domain Simulation**
- ◆ **Time Domain Simulation**
- ◆ **Back up Slides**
  - **S-parameters**
  - **RLCG to S-parameters**
  - **Attenuation (Losses)**
  - **High Order Mode (TEM & Full wave)**
  - **Cascading Networks**
  - **Power Spectrum Density**

# Introduction

- ◆ High Frequency bit rate about 2.5 to 10 GT/s
  - Mhz  $\rightarrow$  Ghz
  - Lumped element  $\rightarrow$  Partially Distributed  $\rightarrow$  Fully distributed
- ◆ TEM mode (Traditional Simulator)
  - Quasi-TEM dominant mode
  - 3D effect (Discontinuity, Split, non-uniformity) not considered
  - Radiation loss not captured
  - Low frequency approximation in extraction
  - Losses are not accurately model
- ◆ Full Wave Model (High-order mode and Mode conversion)
  - Dispersion effect: Group velocity not equal to phase velocity
  - Resonances and/or non-monotonic S-parameters data
  - High loss limits the transfer bit rates
  - Radiation loss
  - Skin effect and proximity effect
  - Crosstalk, Coupling, and reflection
  - Impedance mismatches
  - Surface roughness
  - Fiber weave effects

# Why HFSS

- It is a primary tool to investigate in advance the impacts of the following layout constraints to the interconnect channel including package, PCB, connector and so on:
  - Split plane,
  - Reference planes (power  $\leftrightarrow$  ground)
  - Return path discontinuity: (changing of reference plane)
  - Impedance mismatches,
  - Resonance peaks
  - Breakout,
  - Bends
  - Serpentine
- Goal is to optimize the impacts of the above issues on the time and noise margins of the high frequency buses.

# Why Full Wave Modeling and Simulation ?

- ◆ Impedance Mismatches
- ◆ Discontinuities
- ◆ Mode conversions
- ◆ Dispersions
- ◆ Resonance structures
- ◆ Low pass filtering with high loss
- ◆ Impulse responses of channel (Time domain issues)
- ◆ Non-passivity
- ◆ Mode phase distortion (Frequency domain issues)


# Challenges in Interconnect Channel

All these issues reduce the performance of the interconnect channel



- ◆ Asymmetric differential pairs because of layout or non-uniform manufacturing tolerance
- ◆ Common Mode conversions (non-ideal differential mode)
- ◆ EMI (slot, breakout, via, connector)
- ◆ Power delivery and Ground Bounce issues (voltage fluctuations)
- ◆ Jitter, noise, and slew rate on the interconnect channel
- ◆ Resonances
- ◆ Discontinuities
- ◆ Impedance mismatches
- ◆ Buffer non-linearity

# Challenges in Package Modeling and Simulation

- ◆ 2-3 dB losses difference between the two models because of the non-ideal ground plane
- ◆ Introduce more jitter and noise on the receiver



System is broken





Up to 2 Ghz HFSS and Lumped+T\_lines agree

HFSS versus Segment Model

Material is property of Intel Corporation

# Challenges in Package Modeling and Simulation




Complex Wire-bond PKG Model with several impedance dis.




Goal is to reduce the impedance mismatch looking to the model impedance (TDR) using HFSS results

# Challenges in PCB Modeling and Simulation

- ◆ Differential via radiation loss (HFSS model versus Q3D model)





# Challenges in PCB Modeling and Simulation



Variety of serpentes on the board needs accurate modeling computing the impacts on the RL and IR losses



# Challenges in PCB Modeling and Simulation



Voids and bends on the board with 0.5 to 1 dB impact  
On the differential IL (who to come up with guideline)

# What are Discontinuities


- ◆ Non-ideal reference plane
  - Low pass filtering (high capacitive parasitic)
  - Edge coupling effects
  - Asymmetric differential pair
  - RL is reduces by 2 to 3 dB depends on the length on the breakout area
  - Very large impact on the noise on the receiver



# What are Discontinuities


- ◆ Reference to power plane
  - Extra inductance in the power delivery loop
  - Edge Coupling
  - EMI issues

HFSS Sim.




# What are Discontinuities

- ◆ Mode conversion and common mode noise on the package
- ◆ High order mode propagate on the package plane
- ◆ Fringing field and EMI problems




# How does EMI Impact the Pkg and PCB

- ◆ Radiation due to the slot on the ground plane
- ◆ Effects the RF circuitry
- ◆ Noise immunity is not guarantee on the circuit
- ◆ Impedance mismatch is a challenge to fix



# How does EMI Impact the Pkg and PCB


- ◆ Impedance mismatched on the differential signal
- ◆ Jitter and noise issues
- ◆ Impulse response and phase distortion issues on the signal integrity



TDR Simulation



# Accuracy of HFSS for different range of frequency using Interpolating

- ◆ Differential pairs
- ◆ S-parameters for 10 and 25 and 50GHz
- ◆ Very good correlation for three different rang of frequency



# Frequency Domain Simulations

- ◆ Frequency domain simulation and resonances on the package structure
  - High current density spot needs on some part of package
  - Resonances can hurt the power delivery by creating high impedance profile




Material is property of Intel Corporation

Copyright 2003

# Time Domain Simulations

- ◆ Time domain parameters (Impulse responses)
  - Jitter & Skew, crosstalk and ISI can be characterized by Impulse response (IFFT of S-param.)



Material is property of Intel Corporation  
Copyright 2003

# Conclusions


- ◆ Design of interconnect channel with high-bit rates, HFSS modeling is very critical to measure the impacts of mode conversions, dispersions, resonances, return path discontinuities, and impedance mismatches on the package, PCB, connector, and so on.
- ◆ High frequency modeling and simulation give an indication into the model to improve the channel performance versus the layout constraints and issues
- ◆ The problems such as void, breakout, non-ideal ground, bend, serpentines, and so on are inevitable and need full wave modeling.
- ◆ HFSS has been used successfully to model and simulate the high-bit rates channel and also it has efficiently enhanced the channel model productively
- ◆ Design EDA tools must evolve to identify high frequency specific failure mechanisms and permit the designer to avoid them

# S-parameters

- ◆ 3D Full wave Solution
- Full-wave (S-parameter) extraction:
  - requires no low frequency assumptions or geometry assumptions
  - solves fully coupled Maxwell's equations



$$[b] = [S][a]$$

- Definition of S-parameters



# RLCG to S-parameters

- ◆ RLCG to S-parameters



$$g = \sqrt{(R + j\omega L)(G + j\omega C)}$$

$$Z = \sqrt{\frac{R + j\omega L}{G + j\omega C}}$$

$$S_{11} = S_{22} = \frac{(Z^2 - Z_{ref}^2) \sinh(?h)}{2ZZ_{ref} \cosh(?h) + (Z^2 + Z_{ref}^2) \sinh(?h)}$$

$$S_{12} = S_{21} = \frac{2ZZ_{ref}}{2ZZ_{ref} \cosh(\mathbf{g}h) + (Z^2 + Z_{ref}^2) \sinh(\mathbf{g}h)}$$

$$Z_{ref} = 50\Omega$$

RLCG not uniquely defined in general

Breakdown regime can be identified from frequency-domain results

S-parameters magnitude are finitely bounded within [-1, 1]


Material is property of Intel Corporation

# Attenuation (losses)

- ◆ Conductor losses (Skin Effect)
  - Dissipate energy
- ◆ Dielectric losses (depends on material)
  - Dissipate energy
- ◆ Mismatch losses (If dis. appears in the line or terminations)
  - More serious at high frequency than low frequency
  - Reflect and guide energy away from T.L.
- ◆ Radiation losses

# High Order Mode (TEM & FULL Wave)


- ◆ S-parameters data TEM Model versus Full wave



Dis. act as a reactive components on the Transmission lines

# Cascading Networks

## ◆ Signal flow graph




$$b_6/a_1 = \frac{1 - (S_{22} \cdot S_{23} + S_{44} \cdot S_{55} + S_{43} \cdot S_{55} \cdot S_{34} \cdot S_{22} + S_{22} \cdot S_{33} \cdot S_{44} \cdot S_{55})}{1}$$

Depends on responses it could be simply add magnitude and phase

# Power Spectrum Density

◆ For 2.5 GHz fundamental frequency

- Up to fourth harmonic
- Frequency response up to 11.12 GHz
- Safe for no filtering effects



Power band width (for not having serious attenuations)

Material is property of Intel Corporation

Copyright 2003